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Abstract
In our previous papers on ballistic quantum transport in nano-transistors [J. Appl. Phys. 98,
84308 (2005)] it was demonstrated that under certain conditions it is possible to reduce the three-
dimensional transport problem to an effectively one-dimensional one. We show that such an effec-
tively one-dimensional description can be cast in a scale-invariant form. We obtain dimensionless
variables for the characteristic channel length l and width of the transistor which determine the
scale-invariant output characteristic. For l >∼ 10, in the strong barrier regime, the output char-
acteristics are similar to that of a conventional MOSFET assuming an ideal form for l → ∞. In
the weak barrier regime, l <∼ 10, strong source-drain currents lead to i-v characteristics that differ
qualitatively from that of a conventional transistor. Comparing with experimental data we find
qualitative agreement.
PACS numbers: 73.23.A,03.65.Xp,73.63.-b
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Recently, a number of extremely small nano-transistors with physical gate lengths of
fifteen nanometers or less have been fabricated[1, 2, 3]. A rather simple but particularly
illuminating approach to describe the electron dynamics in such small structures is to assume
ballistic quantum transport (for a recent review see Ref. [4]). It is found for a long enough
electron channel that the output characteristic is similar to that of a conventional transistor.
However, in this quantum ballistic transistor (QBT) regime source-drain tunneling currents
cause residual slopes in the ON-state and the development of only a quasi-OFF-state. In
Refs. [5, 6] it was shown that separating the ON-state of classically allowed transport and
the quasi OFF-state of tunneling transport there is a threshold characteristic (TH) which
exhibits a close-to-linear dependence of the current on the drain voltage. Above the TH,
in the ON-state, the I-V curves are characterized by a negative bending and below the TH
by a positive bending. In Refs. [5, 6] it was furthermore demonstrated that for a narrow
electron channel the complete three-dimensional quantum problem can be approximated by
an effectively one-dimensional one (Fig. 1).
In the present paper we recast our effectively one-dimensional description of quantum
transport in a nano-transistor in a scale-invariant form. The scaled output characteristics
of a transistor are governed by its dimensionless characteristic length l = L/L0 and the
width w = W/(piL0), which are given by its physical length L and width W in units of the
scaling length L0 = ~(2m∗F )−1/2. Here F is the Fermi energy in the source contact and
m∗ is the effective mass in the electron channel in transport direction. The characteristic
length permits a classification of source-drain barriers in terms of their strength. In the
strong barrier regime, l >∼ 10, typical output characteristics in the QBT regime occur. As
l→∞, ideal output characteristics (IOC) are assumed with a vanishing residual slope in the
ON-state and a clear OFF-state exhibiting negligible leakage currents. In the weak barrier
regime, l <∼ 10, strong source-drain currents lead to I-V characteristics which differ strongly
from that of a conventional transistor. In the limit of large w we relate our scaling theory
to the experiments and find qualitative agreement.
In Fig. 1 our effective potential V eff is illustrated. Though simple, it allows us to define
the essential parameters: because of good screening it is constant in the source contact with
V eff (y ≤ 0) = 0 and in the drain contact with V eff (y ≥ L) = −eUD, where UD is the
applied drain voltage. The source-drain barrier is taken as a constant potential offset V0
for 0 ≤ y ≤ L. In the latter interval there is an additional contribution due to the applied
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FIG. 1: a) Generic n-channel FET in three dimensions: narrow electron channel (blue) with
abrupt transition to source and drain contact (red). b.) Effective one-dimensional potential in the
ON-state: Vg ≡ F − V0 > 0.
drain voltage which is assumed to fall off linearly so that V eff (0 ≤ y ≥ L) = V0 − eUDy/L.
Such a piecewise linear potential[7] or more complex potentials with the same qualitative
behavior[4] have been used in the literature. We calculate the drain current through
i = ˆ−1F
∫ ∞
0
dˆ [F (ˆF − ˆ)− F (ˆF − vˆD − ˆ)]T effβvˆD(ˆ), (1)
with the normalized drain current i = I/I0, I0 = 2eF/h, and ˆF = F/V0, and vˆD =
eUD/V0. The current transmission T
eff
βvˆD
(ˆ) = keffD (ˆ)|tS(ˆ)|2[keffS (ˆ))]−1 results from the
transmission coefficient tS(ˆ) of a source-incident scattering function in a one-dimensional
scattering problem associated with the effective Schro¨dinger equation[
− 1
β
d2
dyˆ2
+ vˆeff (yˆ)− ˆ
]
ψ(yˆ, ˆ) = 0. (2)
Here we have yˆ = y/L, β = 2m∗V0L2/~2, vˆeff (yˆ) = V eff (y)/V0, keffs =
√
β(ˆ+ vˆs), s =
S/D, and vS = 0. The three-dimensional geometry of the transistor determines the choice
of the supply function F . For a narrow transistor (small W ) it was shown in Ref. [6] that
at T = 0 it is given by F (x) = Θ(x). In a straightforward way one can generalize this
result to a wide transistor yielding F (x) = wˆ
√
xΘ(x), with the normalized transistor width
wˆ =
√
2m∗W 2V0/(~pi) [8].
To consider an I-V chart I(UG, US) we represent the gate potential UG by the parameter
Vg = F − V0, which is the deviation of the Fermi energy in the source contact from the
maximum of the source-drain barrier (see Fig. 1 (b)). Normalized to V0 one has ˆF = vˆg + 1,
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allowing us to eliminate ˆF in Eq. (1). Furthermore, we define new variables vD = eUD/F
and vg = Vg/F . These are normalized to F , which is independent of the gate voltage. To
cast vˆD and vˆg in terms of vD and vg in Eq. (1) one exploits the identities vˆg = vg/(1− vg)
and vˆD = vD/(1 − vg). Furthermore, the parameter β is replaced by β = l2(1 − vg), where
we introduce the dimensionless characteristic length of the transistor as l = L/L0 with the
scaling length
L0 =
~√
2m∗F
. (3)
FIG. 2: i-v-traces in wide transistor limit, vg starting from 0.5 with decrements of 0.1 (solid lines,
blue for vg = 0). a) l = 500 and b) l = 10 in strong barrier regime. Best straight line fit for vg = 0
in red dashed line, in a) coinciding with the x-axis. c) l = 5 in weak barrier regime.
4
Likewise wˆ = w(1 − vg), where we introduce the characteristic width of the transistor as
w = W/(piL0).
The calculated I − V traces in Figs. 2 (a) and (b) exemplify the QBT regime at l >∼ 10.
For positive vg, i.e. in the ON-state, an initial linear dependence of the drain current for
small drain voltages turns into a quasi-saturation regime for larger drain voltages. The
turnover between linear and quasi-saturation regime becomes more and more abrupt, which
is seen in the experimental transistors in Fig. 3 (a) and (b) as well. The essentially linear
THs at vg = 0 allow us to define a threshold conductivity through i/w = σ
thvD. Upon
analysis of the numerical data it can be seen that in the range of interest 10 ≤ l ≤ 500 one
can approximate with an error of less than 10 percent σth ∼ 0.94l−1.25. This weak power
law decrease indicates that the IOC are assumed slowly with growing l and that there is
no critical characteristic length to define a hypothetical ‘ideal transistor regime. As shown
in Fig. 2 (c) in the weak barrier limit, l <∼ 10, I-V traces differ strongly from that of a
conventional field effect transistor because of strong source-drain tunneling and no TH is
observed.
For a rough estimate of the characteristic lengths in the experimental nano-transistors
in Fig. (3) we approximate F by the well-known expression for a three-dimensional non-
interacting electron gas. Assuming a high level of source-doping of ND ∼ 5 × 1020cm−3
yields F = 0.2eV . Inserting in Eq. (3) furthermore the silicon light mass, m
∗ = 0.19m0, one
obtains L0 ∼ 1nm. The experimental channel lengths of 5nm to 15nm then correspond to
characteristic lengths of five, ten, and fifteen. As expected we find for l >∼ 10 a close-to linear
TH with an experimental threshold slope Σth = I/(WUD) = 75µA/(µmA) for L = 15nm
and Σth = 270µA/(µmA) for L = 10nm. Writing Σth = 2σthe2/(hpiL0) one obtains for
l = 15 a theoretical value for Σth of 750µA/(µmA) and for l = 10 a theoretical value of
1250µA/(µmA). While the decrease in the threshold conductivity results theoretically and
experimentally, there is a considerable quantitative discrepancy which is to be expected be-
cause in our model essential effects like heating of the transistor and microscopic Coulomb
interaction are not included. Consistent with Fig. 2 (c) the I-V characteristics of the ex-
perimental transistor with 5nm gate length in Fig. 3 (c) seem to deviate considerably from
the output characteristic of conventional transistor. However, for a characterization of the
breakdown of the QBT-regime for weak barriers further research is needed. Finally, we note
that in the range of the experimental L the barrier strength could be increased using metal
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FIG. 3: Experimental output characteristics: a) 15nm gate length (taken from Ref. [3]) b) 10nm
gate length (taken from Ref. [2]), We locate the position of the TH in the strong barrier limit as
marked by a blue arrow. c) 5nm gate length (taken from Ref. [1]).
contacts like in a Schottky barrier transistor[9]. Here larger F are possible which according
to Eq. (3) lead to smaller L0 and larger l.
In summary, we present a scaling theory for quantum transport in nano-transistors. The
scaled i-v characteristics depend on the dimensionless characteristic length of the transis-
tor channel which allows for a classification of a given source-drain barrier in terms of its
strength. In the strong barrier regime, l >∼ 10, the output characteristics are similar to that
of a conventional MOSFET assuming an ideal form for l →∞. In the weak barrier regime
strong source-drain currents occur and the i-v characteristics differ strongly from that of a
conventional transistor.
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